[llvm] cd88466 - [TableGen] Fix GlobalISelEmitterHwModes.td after 96e473a

[via llvm-commits]

Author: pvanhout
Date: 2023-10-16T08:02:10+02:00
New Revision: cd88466dafdb1137196eaa04527c3aa4c742328f

URL: https://github.com/llvm/llvm-project/commit/cd88466dafdb1137196eaa04527c3aa4c742328f
DIFF: https://github.com/llvm/llvm-project/commit/cd88466dafdb1137196eaa04527c3aa4c742328f.diff

LOG: [TableGen] Fix GlobalISelEmitterHwModes.td after 96e473a

Added: 
    

Modified: 
    llvm/test/TableGen/GlobalISelEmitterHwModes.td

Removed: 
    


################################################################################
diff  --git a/llvm/test/TableGen/GlobalISelEmitterHwModes.td b/llvm/test/TableGen/GlobalISelEmitterHwModes.td
index 678acb4cd0c4dda..b185feaf009fb92 100644
--- a/llvm/test/TableGen/GlobalISelEmitterHwModes.td
+++ b/llvm/test/TableGen/GlobalISelEmitterHwModes.td
@@ -113,11 +113,11 @@ class I<dag OOps, dag IOps, list<dag> Pat>
 
 // CHECK: bool MyTargetInstructionSelector::selectImpl(MachineInstr &I, CodeGenCoverage &CoverageInfo) const {
 // CHECK-NEXT: const PredicateBitset AvailableFeatures = getAvailableFeatures();
-// CHECK-NEXT: NewMIVector OutMIs;
+// CHECK-NEXT: MachineIRBuilder B(I);
 // CHECK-NEXT: State.MIs.clear();
 // CHECK-NEXT: State.MIs.push_back(&I);
 
-// CHECK:      if (executeMatchTable(*this, OutMIs, State, ExecInfo, getMatchTable(), TII, MF->getRegInfo(), TRI, RBI, AvailableFeatures, &CoverageInfo)) {
+// CHECK:      if (executeMatchTable(*this, State, ExecInfo, B, getMatchTable(), TII, MF->getRegInfo(), TRI, RBI, AvailableFeatures, &CoverageInfo)) {
 // CHECK-NEXT:   return true;
 // CHECK-NEXT: }