[llvm] [RISCV] Promote SETCC and VP_SETCC of f16 vectors when only have zvfhmin (PR #66866)

Jianjian Guan via llvm-commits llvm-commits at lists.llvm.org
Tue Sep 26 19:41:34 PDT 2023

Previous message: [llvm] [RISCV] Promote SETCC and VP_SETCC of f16 vectors when only have zvfhmin (PR #66866)
Next message: [llvm] [RISCV] Promote SETCC and VP_SETCC of f16 vectors when only have zvfhmin (PR #66866)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

https://github.com/jacquesguan resolved https://github.com/llvm/llvm-project/pull/66866

Previous message: [llvm] [RISCV] Promote SETCC and VP_SETCC of f16 vectors when only have zvfhmin (PR #66866)
Next message: [llvm] [RISCV] Promote SETCC and VP_SETCC of f16 vectors when only have zvfhmin (PR #66866)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list