[llvm] 9eebfa8 - [RISCV] Autogenerate tests to add missing CHECK lines. NFC
Craig Topper via llvm-commits
llvm-commits at lists.llvm.org
Tue Sep 26 11:36:15 PDT 2023
Author: Craig Topper
Date: 2023-09-26T11:35:53-07:00
New Revision: 9eebfa80f576eba565fc1d194f08fc31520433e2
URL: https://github.com/llvm/llvm-project/commit/9eebfa80f576eba565fc1d194f08fc31520433e2
DIFF: https://github.com/llvm/llvm-project/commit/9eebfa80f576eba565fc1d194f08fc31520433e2.diff
LOG: [RISCV] Autogenerate tests to add missing CHECK lines. NFC
Added:
Modified:
llvm/test/CodeGen/RISCV/fastcc-without-f-reg.ll
Removed:
################################################################################
diff --git a/llvm/test/CodeGen/RISCV/fastcc-without-f-reg.ll b/llvm/test/CodeGen/RISCV/fastcc-without-f-reg.ll
index 9b3716f2f811884..37a59a60780699d 100644
--- a/llvm/test/CodeGen/RISCV/fastcc-without-f-reg.ll
+++ b/llvm/test/CodeGen/RISCV/fastcc-without-f-reg.ll
@@ -1430,6 +1430,37 @@ define float @caller_float_32(<32 x float> %A) nounwind {
}
define fastcc double @callee_double_32(<32 x double> %A) nounwind {
+; ZHINX32-LABEL: callee_double_32:
+; ZHINX32: # %bb.0:
+; ZHINX32-NEXT: ret
+;
+; ZHINX64-LABEL: callee_double_32:
+; ZHINX64: # %bb.0:
+; ZHINX64-NEXT: ret
+;
+; ZFINX32-LABEL: callee_double_32:
+; ZFINX32: # %bb.0:
+; ZFINX32-NEXT: ret
+;
+; ZFINX64-LABEL: callee_double_32:
+; ZFINX64: # %bb.0:
+; ZFINX64-NEXT: ret
+;
+; ZDINX32-LABEL: callee_double_32:
+; ZDINX32: # %bb.0:
+; ZDINX32-NEXT: addi sp, sp, -16
+; ZDINX32-NEXT: lw a0, 16(sp)
+; ZDINX32-NEXT: lw a1, 20(sp)
+; ZDINX32-NEXT: sw a0, 8(sp)
+; ZDINX32-NEXT: sw a1, 12(sp)
+; ZDINX32-NEXT: lw a0, 8(sp)
+; ZDINX32-NEXT: lw a1, 12(sp)
+; ZDINX32-NEXT: addi sp, sp, 16
+; ZDINX32-NEXT: ret
+;
+; ZDINX64-LABEL: callee_double_32:
+; ZDINX64: # %bb.0:
+; ZDINX64-NEXT: ret
%B = extractelement <32 x double> %A, i32 0
ret double %B
}
More information about the llvm-commits
mailing list