[llvm] [RISCV] Combine trunc (sra sext (x), zext (y)) to sra (x, smin (y, scalarsizeinbits(y) - 1)) (PR #65728)

via llvm-commits llvm-commits at lists.llvm.org
Fri Sep 15 02:09:02 PDT 2023

Previous message: [PATCH] D159520: [BOLT][AArch64] Fix instrumentation deadloop
Next message: [llvm] [RISCV] Combine trunc (sra sext (x), zext (y)) to sra (x, smin (y, scalarsizeinbits(y) - 1)) (PR #65728)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

LWenH wrote:

Ping.

https://github.com/llvm/llvm-project/pull/65728

Previous message: [PATCH] D159520: [BOLT][AArch64] Fix instrumentation deadloop
Next message: [llvm] [RISCV] Combine trunc (sra sext (x), zext (y)) to sra (x, smin (y, scalarsizeinbits(y) - 1)) (PR #65728)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list