[PATCH] D158850: RegisterCoalescer: Correctly set valid lanes when keeping live out implicit defs

Matt Arsenault via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Mon Sep 11 23:29:04 PDT 2023

Previous message: [PATCH] D158850: RegisterCoalescer: Correctly set valid lanes when keeping live out implicit defs
Next message: [llvm] ef87d43 - Revert rGa8cef6b58e2d41f04ed4fa63c3f628eac1a28925 "[X86] promoteExtBeforeAdd - add support for or/xor 'addlike' patterns"
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

arsenm closed this revision.
arsenm added a comment.

de5585078e910d8b31369d027a0bea97e31664a2 <https://reviews.llvm.org/rGde5585078e910d8b31369d027a0bea97e31664a2>


CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D158850/new/

https://reviews.llvm.org/D158850

Previous message: [PATCH] D158850: RegisterCoalescer: Correctly set valid lanes when keeping live out implicit defs
Next message: [llvm] ef87d43 - Revert rGa8cef6b58e2d41f04ed4fa63c3f628eac1a28925 "[X86] promoteExtBeforeAdd - add support for or/xor 'addlike' patterns"
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list