[llvm] [RISCV] Add a combine to form masked.load from unit strided load (PR #65674)

Philip Reames via llvm-commits llvm-commits at lists.llvm.org
Mon Sep 11 13:01:19 PDT 2023

Previous message: [llvm] [RISCV] Add a combine to form masked.load from unit strided load (PR #65674)
Next message: [llvm] [RISCV][GISel] Add initial pre-legalizer combiners copying from AArch64. (PR #65663)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

https://github.com/preames closed https://github.com/llvm/llvm-project/pull/65674

Previous message: [llvm] [RISCV] Add a combine to form masked.load from unit strided load (PR #65674)
Next message: [llvm] [RISCV][GISel] Add initial pre-legalizer combiners copying from AArch64. (PR #65663)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list