[PATCH] D159190: [RISCV]Combine to make the fixed vector vadd of splats are scalarized
Liao Chunyu via Phabricator via llvm-commits
llvm-commits at lists.llvm.org
Fri Sep 1 06:04:16 PDT 2023
liaolucy added a comment.
Another solution, enabling the isExtractVecEltCheap when XlenVT == vector_element_type, It's working for pr65068.ll.
But I'm worried about the side effects of this approach. How to test fixed length vectors? Any suggestions?
Try to use the command: -march=rv64gcv -mllvm -riscv-v-vector-bits-max=128 -mllvm -riscv-v-vector-bits-min=128 , but the llvm ir scalable(not fixed length vectors.)
Repository:
rG LLVM Github Monorepo
CHANGES SINCE LAST ACTION
https://reviews.llvm.org/D159190/new/
https://reviews.llvm.org/D159190
More information about the llvm-commits
mailing list