[PATCH] D159189: [AArch64][SME] Add support for Copy/Spill/Fill of strided ZPR2/ZPR4 registers.

[Sander de Smalen via Phabricator via llvm-commits]

sdesmalen created this revision.
sdesmalen added reviewers: MattDevereau, dtemirbulatov.
Herald added subscribers: hiraditya, kristof.beyls, qcolombet.
Herald added a project: All.
sdesmalen requested review of this revision.
Herald added subscribers: llvm-commits, alextsao1999.
Herald added a project: LLVM.

This patch contains a few changes:

- It changes the alignment of the strided/contiguous ZPR2/ZPR4 registers to 128-bits. This is important, because when we spill these registers to the stack, the address doesn't need to be 256/512 bits aligned because we split the single-store/reload pseudo instruction up into multiple STR_ZXI/LDR_ZXI (single vector store/load) instructions, which only require a 128-bit alignment. Additionally, an alignment larger than the stack-alignment is not supported for scalable vectors.

- It adds support for these register classes in storeRegToStackSlot, loadRegFromStackSlot and copyPhysReg.

- It adds tests only for the strided forms. There is no need to also test the contiguous forms, because a register such as z2_z3 or z4_z5_z6_z7 are also part of the regular ZPR2 and ZPR4 register classes, respectively, which are already covered and tested.


Repository:
  rG LLVM Github Monorepo

https://reviews.llvm.org/D159189

Files:
  llvm/lib/Target/AArch64/AArch64InstrInfo.cpp
  llvm/lib/Target/AArch64/AArch64RegisterInfo.td
  llvm/test/CodeGen/AArch64/spillfill-sve.mir
  llvm/test/CodeGen/AArch64/sve-copy-zprpair.mir

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D159189.554678.patch
Type: text/x-patch
Size: 10069 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20230830/4dca52e8/attachment.bin>