[PATCH] D159053: [RISCV] Support select/merge like ops for fp16 vectors when only have Zvfhmin

[Craig Topper via Phabricator via llvm-commits]

craig.topper added inline comments.


================
Comment at: llvm/lib/Target/RISCV/RISCVISelLowering.cpp:13907
+    // Early lower splat_vector (fp16 0) to vmv.v.i when we have only have
+    // Zvfhmin to avoid failed promotion.
+    if (isNullFPConstant(N->getOperand(0)) && VT.isVector() &&
----------------
I'm not sure what "failed promotion" means


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D159053/new/

https://reviews.llvm.org/D159053