[PATCH] D86617: [GlobalISel][TableGen] Take first result for multi-output instructions

[Pierre van Houtryve via Phabricator via llvm-commits]

Pierre-vh added a comment.

Long term I assume we should just have MIR patterns working for ISel, but as long as we rely on DAG patterns I believe this is a good change (we inevitably need to make some tradeoffs in this case anyway), can we land it or are there still some objections?


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D86617/new/

https://reviews.llvm.org/D86617