[PATCH] D158147: [RFC][GlobalISel] convergence control tokens and intrinsics

[Sameer Sahasrabuddhe via Phabricator via llvm-commits]

sameerds updated this revision to Diff 552221.
sameerds added a comment.

- rebased
- addressed some review comments
- added machine verifier


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D158147/new/

https://reviews.llvm.org/D158147

Files:
  llvm/include/llvm/CodeGen/GlobalISel/CallLowering.h
  llvm/include/llvm/CodeGen/LowLevelType.h
  llvm/include/llvm/CodeGen/MachineConvergenceVerifier.h
  llvm/lib/CodeGen/CMakeLists.txt
  llvm/lib/CodeGen/GlobalISel/CallLowering.cpp
  llvm/lib/CodeGen/GlobalISel/IRTranslator.cpp
  llvm/lib/CodeGen/GlobalISel/InlineAsmLowering.cpp
  llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp
  llvm/lib/CodeGen/LowLevelTypeUtils.cpp
  llvm/lib/CodeGen/MIRParser/MIParser.cpp
  llvm/lib/CodeGen/MachineConvergenceVerifier.cpp
  llvm/lib/CodeGen/MachineVerifier.cpp
  llvm/lib/Target/AMDGPU/AMDGPUCallLowering.cpp
  llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp
  llvm/test/CodeGen/AMDGPU/GlobalISel/convergence-tokens.ll
  llvm/test/CodeGen/AMDGPU/GlobalISel/irtranslator-convergence-tokens.ll
  llvm/test/CodeGen/AMDGPU/verify-convergencectrl/basic.mir
  llvm/test/CodeGen/AMDGPU/verify-convergencectrl/cycles.mir
  llvm/test/CodeGen/AMDGPU/verify-convergencectrl/mixed2.mir
  llvm/test/CodeGen/AMDGPU/verify-convergencectrl/region-nesting.mir
  llvm/test/CodeGen/MIR/AArch64/parse-low-level-type-invalid4.mir
  llvm/test/CodeGen/MIR/AArch64/parse-low-level-type-invalid6.mir

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D158147.552221.patch
Type: text/x-patch
Size: 30354 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20230822/c9f3cd9d/attachment.bin>