[PATCH] D157234: [SPARC][IAS] Add support for the full set of CAS instructions
Sergei Barannikov via Phabricator via llvm-commits
llvm-commits at lists.llvm.org
Tue Aug 8 10:22:00 PDT 2023
barannikov88 added inline comments.
================
Comment at: llvm/lib/Target/Sparc/SparcInstrInfo.td:59
+// HasCAS - This is true when the target processor supports CASA instruction.
+def HasCAS : Predicate<"Subtarget->hasLeonCasa() || Subtarget->isV9()">;
+
----------------
barannikov88 wrote:
> HasCASA?
This should also derive from AssemblerPredicate so it can be used in assembly parser.
================
Comment at: llvm/test/MC/Sparc/sparcv9-atomic-instructions.s:1
! RUN: llvm-mc %s -arch=sparcv9 -show-encoding | FileCheck %s
----------------
There should be RUN and CHECK lines for V8 and probably V8 leon.
CHANGES SINCE LAST ACTION
https://reviews.llvm.org/D157234/new/
https://reviews.llvm.org/D157234
More information about the llvm-commits
mailing list