[PATCH] D125472: Fix an or+and miscompile w/ GlobalISel

Jon Roelofs via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Sat Jul 29 11:12:34 PDT 2023

Previous message: [llvm] e2e3f06 - Revert "[MachineScheduler] Track physical register dependencies per-regunit"
Next message: [PATCH] D156444: [llvm][RISCV][IR] Zext flag in IR for RISC-V
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

jroelofs closed this revision.
jroelofs added a comment.

d699e54ca291a7e58d997760481f246db32b506a <https://reviews.llvm.org/rGd699e54ca291a7e58d997760481f246db32b506a>


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D125472/new/

https://reviews.llvm.org/D125472

Previous message: [llvm] e2e3f06 - Revert "[MachineScheduler] Track physical register dependencies per-regunit"
Next message: [PATCH] D156444: [llvm][RISCV][IR] Zext flag in IR for RISC-V
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list