[PATCH] D156104: [AMDGPU] Switch to using real True16 operands.

[Ivan Kosarev via Phabricator via llvm-commits]

kosarev added inline comments.


================
Comment at: llvm/test/MC/Disassembler/AMDGPU/gfx11_dasm_vop2_dpp16.txt:60
 
-# GFX11: v_add_f16_dpp v5, v1, v2 quad_perm:[3,2,1,0] row_mask:0xf bank_mask:0xf ; encoding: [0xfa,0x04,0x0a,0x64,0x01,0x1b,0x00,0xff]
+# GFX11: v_add_f16_dpp v5.l, v1, v2 quad_perm:[3,2,1,0] row_mask:0xf bank_mask:0xf ; encoding: [0xfa,0x04,0x0a,0x64,0x01,0x1b,0x00,0xff]
 0xfa,0x04,0x0a,0x64,0x01,0x1b,0x00,0xff
----------------
Joe_Nash wrote:
> Why has only the dst changed to a 16 bit register?
The DPP source operand fields in `VOPProfile_True16` still refer to the Fake16 operands.


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D156104/new/

https://reviews.llvm.org/D156104