[PATCH] D153748: [RISCV] Add support for XCValu extension in CV32E40P
QIHAN CAI via Phabricator via llvm-commits
llvm-commits at lists.llvm.org
Thu Jul 27 20:37:51 PDT 2023
This revision was automatically updated to reflect the committed changes.
Closed by commit rG092e60a3fcb6: [RISCV] Add support for XCValu extension in CV32E40P (authored by Qihan Cai <qcai8733 at uni.sydney.edu.au>, committed by realqhc).
Repository:
rG LLVM Github Monorepo
CHANGES SINCE LAST ACTION
https://reviews.llvm.org/D153748/new/
https://reviews.llvm.org/D153748
Files:
llvm/docs/RISCVUsage.rst
llvm/lib/Support/RISCVISAInfo.cpp
llvm/lib/Target/RISCV/Disassembler/RISCVDisassembler.cpp
llvm/lib/Target/RISCV/RISCVFeatures.td
llvm/lib/Target/RISCV/RISCVInstrInfoXCV.td
llvm/test/CodeGen/RISCV/attributes.ll
llvm/test/MC/RISCV/attribute-arch.s
llvm/test/MC/RISCV/corev/XCValu-invalid.s
llvm/test/MC/RISCV/corev/XCValu-valid.s
-------------- next part --------------
A non-text attachment was scrubbed...
Name: D153748.545009.patch
Type: text/x-patch
Size: 39218 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20230728/3302661f/attachment.bin>
More information about the llvm-commits
mailing list