[PATCH] D154412: [RISCV] Add support for XCVbi extension in CV32E40P

Funan Zeng via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Mon Jul 24 20:14:27 PDT 2023


melonedo updated this revision to Diff 543801.
melonedo added a comment.

Amend RISCVUsage.rst


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D154412/new/

https://reviews.llvm.org/D154412

Files:
  llvm/docs/RISCVUsage.rst
  llvm/lib/Support/RISCVISAInfo.cpp
  llvm/lib/Target/RISCV/Disassembler/RISCVDisassembler.cpp
  llvm/lib/Target/RISCV/RISCVFeatures.td
  llvm/lib/Target/RISCV/RISCVInstrInfoXCV.td
  llvm/test/CodeGen/RISCV/attributes.ll
  llvm/test/MC/RISCV/attribute-arch.s
  llvm/test/MC/RISCV/corev/XCVbi-invalid.s
  llvm/test/MC/RISCV/corev/XCVbi.s

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D154412.543801.patch
Type: text/x-patch
Size: 11358 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20230725/5e972854/attachment.bin>


More information about the llvm-commits mailing list