[PATCH] D155972: [SVE] Add vselect(mla/mls) patterns for cases where a multiplicand is used for the false lanes.

Dave Green via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Mon Jul 24 07:03:13 PDT 2023

Previous message: [PATCH] D155872: [AArch64] Add vselect(fmin/fmax) SVE patterns
Next message: [PATCH] D155972: [SVE] Add vselect(mla/mls) patterns for cases where a multiplicand is used for the false lanes.
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

dmgreen accepted this revision.
dmgreen added a comment.
This revision is now accepted and ready to land.

LGTM. Thanks


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D155972/new/

https://reviews.llvm.org/D155972

Previous message: [PATCH] D155872: [AArch64] Add vselect(fmin/fmax) SVE patterns
Next message: [PATCH] D155972: [SVE] Add vselect(mla/mls) patterns for cases where a multiplicand is used for the false lanes.
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list