[PATCH] D150771: [RISCV] Set Fast flag for unaligned scalar memory accesses

[Luke Lau via Phabricator via llvm-commits]

luke updated this revision to Diff 542938.
luke added a comment.

Rebase and enable fast flag for vector accesses too


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D150771/new/

https://reviews.llvm.org/D150771

Files:
  llvm/lib/Target/RISCV/RISCVISelLowering.cpp
  llvm/test/CodeGen/RISCV/memcpy-inline.ll
  llvm/test/CodeGen/RISCV/memset-inline.ll
  llvm/test/CodeGen/RISCV/rvv/memset-inline.ll
  llvm/test/CodeGen/RISCV/unaligned-load-store.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D150771.542938.patch
Type: text/x-patch
Size: 19667 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20230721/98e57c5b/attachment-0001.bin>