[PATCH] D154205: [MachineLICM] Handle subloops

[JinGu Kang via Phabricator via llvm-commits]

jaykang10 updated this revision to Diff 542862.
jaykang10 added a comment.

Fixed a bug.
With this patch, we can hoist MIs to inner loop's preheader and the preheader can not dominate the candidate MI of the CSE. In this case, avoid CSE.


CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D154205/new/

https://reviews.llvm.org/D154205

Files:
  llvm/lib/CodeGen/MachineLICM.cpp
  llvm/test/CodeGen/AArch64/machine-licm-sub-loop.ll
  llvm/test/CodeGen/AMDGPU/agpr-copy-no-free-registers.ll
  llvm/test/CodeGen/AMDGPU/optimize-negated-cond.ll
  llvm/test/CodeGen/AMDGPU/tuple-allocation-failure.ll
  llvm/test/CodeGen/Thumb2/mve-gather-scatter-optimisation.ll
  llvm/test/CodeGen/WebAssembly/reg-stackify.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D154205.542862.patch
Type: text/x-patch
Size: 25926 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20230721/fafa319a/attachment.bin>