[PATCH] D155507: [RISCV] Hit the stack for MVT::f16 when there are no GPR-s left

Yueh-Ting (eop) Chen via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Tue Jul 18 10:34:07 PDT 2023


eopXD updated this revision to Diff 541630.
eopXD edited the summary of this revision.
eopXD added a comment.

Add test coverage


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D155507/new/

https://reviews.llvm.org/D155507

Files:
  llvm/lib/Target/RISCV/RISCVISelLowering.cpp
  llvm/test/CodeGen/RISCV/fastcc-without-f-reg.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D155507.541630.patch
Type: text/x-patch
Size: 51255 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20230718/d5b5f727/attachment-0001.bin>


More information about the llvm-commits mailing list