[llvm] 8d0fecd - [X86][FP16] Pre-commit test to show a mis-combination

[Phoebe Wang via llvm-commits]

Author: Phoebe Wang
Date: 2023-06-30T21:08:15+08:00
New Revision: 8d0fecd34a70ecc94c80f50b4fd68198c8a80df4

URL: https://github.com/llvm/llvm-project/commit/8d0fecd34a70ecc94c80f50b4fd68198c8a80df4
DIFF: https://github.com/llvm/llvm-project/commit/8d0fecd34a70ecc94c80f50b4fd68198c8a80df4.diff

LOG: [X86][FP16] Pre-commit test to show a mis-combination

Added: 
    

Modified: 
    llvm/test/CodeGen/X86/avx512fp16-combine-xor-vfmulc.ll

Removed: 
    


################################################################################
diff  --git a/llvm/test/CodeGen/X86/avx512fp16-combine-xor-vfmulc.ll b/llvm/test/CodeGen/X86/avx512fp16-combine-xor-vfmulc.ll
index 29d6fcb037a697..a63948169b84a0 100644
--- a/llvm/test/CodeGen/X86/avx512fp16-combine-xor-vfmulc.ll
+++ b/llvm/test/CodeGen/X86/avx512fp16-combine-xor-vfmulc.ll
@@ -66,6 +66,21 @@ entry:
   ret <8 x half> %4
 }
 
+define dso_local <32 x half> @test5(<32 x half> noundef %a, <32 x half> noundef %b) local_unnamed_addr #0 {
+; CHECK-LABEL: test5:
+; CHECK:       # %bb.0: # %entry
+; CHECK-NEXT:    vfcmulcph %zmm1, %zmm0, %zmm2
+; CHECK-NEXT:    vmovaps %zmm2, %zmm0
+; CHECK-NEXT:    retq
+entry:
+  %fneg = fneg <32 x half> %b
+  %0 = bitcast <32 x half> %a to <16 x float>
+  %1 = bitcast <32 x half> %fneg to <16 x float>
+  %2 = tail call <16 x float> @llvm.x86.avx512fp16.mask.vfmul.cph.512(<16 x float> %0, <16 x float> %1, <16 x float> zeroinitializer, i16 -1, i32 4)
+  %3 = bitcast <16 x float> %2 to <32 x half>
+  ret <32 x half> %3
+}
+
 declare <16 x float> @llvm.x86.avx512fp16.mask.vfmul.cph.512(<16 x float>, <16 x float>, <16 x float>, i16, i32 immarg)
 declare <8 x float> @llvm.x86.avx512fp16.mask.vfmul.cph.256(<8 x float>, <8 x float>, <8 x float>, i8)
 declare <4 x float> @llvm.x86.avx512fp16.mask.vfmul.cph.128(<4 x float>, <4 x float>, <4 x float>, i8)