[PATCH] D153847: [AArch64] Remove vector shift instrinsic with shift amount zero

[JinGu Kang via Phabricator via llvm-commits]

This revision was automatically updated to reflect the committed changes.
Closed by commit rG0e4d5b139816: [AArch64] Remove vector shift instrinsic with shift amount zero (authored by jaykang10).

Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D153847/new/

https://reviews.llvm.org/D153847

Files:
  llvm/lib/Target/AArch64/AArch64ISelLowering.cpp
  llvm/test/CodeGen/AArch64/arm64-vshift.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D153847.535347.patch
Type: text/x-patch
Size: 4703 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20230628/9d0a0290/attachment.bin>