[PATCH] D148762: [RISCV] Rename some tablegen variables to improve code clarity in the vector load/store instruction definitions

Michael Maitland via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Tue Jun 27 07:27:02 PDT 2023

Previous message: [PATCH] D144925: [RISCV][NFC] Replace the pseudos for instructions that depend on lmul with variants that encode the SEW into the name
Next message: [llvm] f0fa2d7 - [llvm] Move AttributeMask to a separate header
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

michaelmaitland added a comment.
Herald added a subscriber: wangpc.

Is this patch still open?


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D148762/new/

https://reviews.llvm.org/D148762

Previous message: [PATCH] D144925: [RISCV][NFC] Replace the pseudos for instructions that depend on lmul with variants that encode the SEW into the name
Next message: [llvm] f0fa2d7 - [llvm] Move AttributeMask to a separate header
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list