[PATCH] D153620: [X86] Combine MUL+SRL+TRUNC to MULX for i32 on 64-bit

Craig Topper via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Fri Jun 23 09:53:11 PDT 2023

Previous message: [PATCH] D153620: [X86] Combine MUL+SRL+TRUNC to MULX for i32 on 64-bit
Next message: [PATCH] D153620: [X86] Combine MUL+SRL+TRUNC to MULX for i32 on 64-bit
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

craig.topper added a comment.

Most of these test are for fixed point intrinsics. Maybe we should change the lowering of those to what we want instead of using a DAGCombine to get there?


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D153620/new/

https://reviews.llvm.org/D153620

Previous message: [PATCH] D153620: [X86] Combine MUL+SRL+TRUNC to MULX for i32 on 64-bit
Next message: [PATCH] D153620: [X86] Combine MUL+SRL+TRUNC to MULX for i32 on 64-bit
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list