[PATCH] D151996: [AMDGPU] Start documenting calling conventions. NFC

[Matt Arsenault via Phabricator via llvm-commits]

arsenm added a comment.

In D151996#4437208 <https://reviews.llvm.org/D151996#4437208>, @nhaehnle wrote:

>> Semi-related, I think we should start interpreting i1 argument values as SGPR masks (i1 inreg would be extended to sreg32)
>
> Yeah, that makes a lot of sense. I think one challenge for compute to truly leverage this is that I believe Clang emits bool as i8. Or is that only in struct types?

If it's a pure bool I know you get zeroext i1. It does look like struct elements give i8


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D151996/new/

https://reviews.llvm.org/D151996