[PATCH] D152790: [ARM] Fix codegen of unaligned volatile load/store of i64

[Maurice Heumann via Phabricator via llvm-commits]

momo5502 updated this revision to Diff 532801.
momo5502 added a comment.

I added an align 4 test for armv7 and armv6 with and without strict alignment.
I omitted armv5 here, as, due to the missing strict align, the test generates an ldrd which is probably not something one wants to explicitly test for.
Question is, should I add strict align to armv4/v5 test cases here and adjust the test accordingly?


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D152790/new/

https://reviews.llvm.org/D152790

Files:
  llvm/lib/Target/ARM/ARMISelLowering.cpp
  llvm/lib/Target/ARM/ARMSubtarget.h
  llvm/test/CodeGen/ARM/i64_volatile_load_store.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D152790.532801.patch
Type: text/x-patch
Size: 12189 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20230620/d7084f5c/attachment.bin>