[PATCH] D153300: [AArch64][GlobalISel] IR translate support for a return instruction of type <1 x i8> or <1 x i16> when using GlobalISel.
niwin anto via Phabricator via llvm-commits
llvm-commits at lists.llvm.org
Mon Jun 19 11:24:08 PDT 2023
niwinanto created this revision.
niwinanto added reviewers: aemerson, paquette, arsenm.
Herald added subscribers: hiraditya, kristof.beyls.
Herald added a project: All.
niwinanto requested review of this revision.
Herald added subscribers: llvm-commits, wdng.
Herald added a project: LLVM.
Code generation for return instruction of type <1 x i8> or <1 x i16> when using GlobalISel causes internal compiler crash `Could not handle ret ty`.
Fixes: https://github.com/llvm/llvm-project/issues/58211
Repository:
rG LLVM Github Monorepo
https://reviews.llvm.org/D153300
Files:
llvm/lib/Target/AArch64/GISel/AArch64CallLowering.cpp
llvm/test/CodeGen/AArch64/GlobalISel/ret-1x-vec.ll
-------------- next part --------------
A non-text attachment was scrubbed...
Name: D153300.532715.patch
Type: text/x-patch
Size: 7111 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20230619/188a106e/attachment.bin>
More information about the llvm-commits
mailing list