[PATCH] D151687: [AMDGPU][AsmParser][NFC] Simplify the EndpgmImm operand definition.
Ivan Kosarev via Phabricator via llvm-commits
llvm-commits at lists.llvm.org
Mon Jun 5 06:33:33 PDT 2023
kosarev updated this revision to Diff 528403.
kosarev added a comment.
Removed the Imm suffix. Endpgm doesn't look any different from other
operands of this kind, so maybe let's be consistent (and concise).
Repository:
rG LLVM Github Monorepo
CHANGES SINCE LAST ACTION
https://reviews.llvm.org/D151687/new/
https://reviews.llvm.org/D151687
Files:
llvm/lib/Target/AMDGPU/AsmParser/AMDGPUAsmParser.cpp
llvm/lib/Target/AMDGPU/SIInstrInfo.td
llvm/lib/Target/AMDGPU/SOPInstructions.td
Index: llvm/lib/Target/AMDGPU/SOPInstructions.td
===================================================================
--- llvm/lib/Target/AMDGPU/SOPInstructions.td
+++ llvm/lib/Target/AMDGPU/SOPInstructions.td
@@ -1175,7 +1175,7 @@
def S_NOP : SOPP_Pseudo<"s_nop" , (ins i16imm:$simm16), "$simm16">;
let isTerminator = 1 in {
-def S_ENDPGM : SOPP_Pseudo<"s_endpgm", (ins EndpgmImm:$simm16), "$simm16", [], ""> {
+def S_ENDPGM : SOPP_Pseudo<"s_endpgm", (ins Endpgm:$simm16), "$simm16", [], ""> {
let isBarrier = 1;
let isReturn = 1;
let hasSideEffects = 1;
Index: llvm/lib/Target/AMDGPU/SIInstrInfo.td
===================================================================
--- llvm/lib/Target/AMDGPU/SIInstrInfo.td
+++ llvm/lib/Target/AMDGPU/SIInstrInfo.td
@@ -980,14 +980,6 @@
let IsOptional = 1;
}
-def EndpgmMatchClass : AsmOperandClass {
- let Name = "EndpgmImm";
- let PredicateMethod = "isEndpgm";
- let ParserMethod = "parseEndpgmOp";
- let RenderMethod = "addImmOperands";
- let IsOptional = 1;
-}
-
def SWaitMatchClass : AsmOperandClass {
let Name = "SWaitCnt";
let RenderMethod = "addImmOperands";
@@ -1022,10 +1014,7 @@
let ParserMatchClass = SwizzleMatchClass;
}
-def EndpgmImm : Operand<i16> {
- let PrintMethod = "printEndpgm";
- let ParserMatchClass = EndpgmMatchClass;
-}
+def Endpgm : CustomOperand<i16, 1>;
def WAIT_FLAG : Operand <i32> {
let ParserMatchClass = SWaitMatchClass;
Index: llvm/lib/Target/AMDGPU/AsmParser/AMDGPUAsmParser.cpp
===================================================================
--- llvm/lib/Target/AMDGPU/AsmParser/AMDGPUAsmParser.cpp
+++ llvm/lib/Target/AMDGPU/AsmParser/AMDGPUAsmParser.cpp
@@ -1823,8 +1823,8 @@
AMDGPUOperand::Ptr defaultCBSZ() const;
AMDGPUOperand::Ptr defaultABID() const;
- OperandMatchResultTy parseEndpgmOp(OperandVector &Operands);
- AMDGPUOperand::Ptr defaultEndpgmImmOperands() const;
+ OperandMatchResultTy parseEndpgm(OperandVector &Operands);
+ AMDGPUOperand::Ptr defaultEndpgm() const;
AMDGPUOperand::Ptr defaultWaitVDST() const;
AMDGPUOperand::Ptr defaultWaitEXP() const;
@@ -8713,7 +8713,7 @@
return AMDGPUOperand::CreateImm(this, 0xf, SMLoc(), AMDGPUOperand::ImmTyDppRowMask);
}
-AMDGPUOperand::Ptr AMDGPUAsmParser::defaultEndpgmImmOperands() const {
+AMDGPUOperand::Ptr AMDGPUAsmParser::defaultEndpgm() const {
return AMDGPUOperand::CreateImm(this, 0, SMLoc(), AMDGPUOperand::ImmTyEndpgm);
}
@@ -9196,7 +9196,7 @@
// endpgm
//===----------------------------------------------------------------------===//
-OperandMatchResultTy AMDGPUAsmParser::parseEndpgmOp(OperandVector &Operands) {
+OperandMatchResultTy AMDGPUAsmParser::parseEndpgm(OperandVector &Operands) {
SMLoc S = getLoc();
int64_t Imm = 0;
-------------- next part --------------
A non-text attachment was scrubbed...
Name: D151687.528403.patch
Type: text/x-patch
Size: 2766 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20230605/e633e780/attachment.bin>
More information about the llvm-commits
mailing list