[PATCH] D150440: [X86][MC] Optimize more instructions from VEX3 to VEX2 and fix the incorrect control flow in X86MCInstLower

[Kan Shengchen via Phabricator via llvm-commits]

skan updated this revision to Diff 521644.
skan added a comment.

Rebase


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D150440/new/

https://reviews.llvm.org/D150440

Files:
  llvm/lib/Target/X86/AsmParser/X86AsmParser.cpp
  llvm/lib/Target/X86/MCTargetDesc/X86EncodingOptimization.cpp
  llvm/lib/Target/X86/MCTargetDesc/X86EncodingOptimization.h
  llvm/lib/Target/X86/X86MCInstLower.cpp
  llvm/test/MC/X86/x86_64-avx-encoding.s
  llvm/test/tools/llvm-mca/X86/show-encoding.s

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D150440.521644.patch
Type: text/x-patch
Size: 8776 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20230512/ea934ec9/attachment.bin>