[PATCH] D149572: [LegalizeVectorOps][AArch64][RISCV][X86] Use OpVT for ISD::SETCC in LegalizeVectorOps.

Craig Topper via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Wed May 10 10:28:33 PDT 2023

Previous message: [llvm] 57a9522 - [RISCV] Remove redundant F and D extension implication from V. NFC
Next message: [PATCH] D149572: [LegalizeVectorOps][AArch64][RISCV][X86] Use OpVT for ISD::SETCC in LegalizeVectorOps.
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

craig.topper added a comment.

Ping


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D149572/new/

https://reviews.llvm.org/D149572

Previous message: [llvm] 57a9522 - [RISCV] Remove redundant F and D extension implication from V. NFC
Next message: [PATCH] D149572: [LegalizeVectorOps][AArch64][RISCV][X86] Use OpVT for ISD::SETCC in LegalizeVectorOps.
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list