[PATCH] D149642: [RISCV] Support vreinterpret intrinsics between vector boolean type and m1 vector integer type

Yueh-Ting (eop) Chen via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Tue May 2 03:17:44 PDT 2023

eopXD created this revision.
eopXD added reviewers: craig.topper, kito-cheng, rogfer01, frasercrmck.
Herald added subscribers: jobnoorman, luke, VincentWu, vkmr, evandro, luismarques, apazos, sameer.abuasal, s.egerton, Jim, benna, psnobl, jocewei, PkmX, the_o, brucehoult, MartinMosbeck, edward-jones, zzheng, jrtc27, shiva0217, niosHD, sabuasal, simoncook, johnrusso, rbar, asb, hiraditya, arichardson.
Herald added a project: All.
eopXD requested review of this revision.
Herald added subscribers: llvm-commits, cfe-commits, pcwang-thead, MaskRay.
Herald added projects: clang, LLVM.

Link to specification: riscv-non-isa/rvv-intrinsic-doc#221

Unlike existing `vreinterpret` intrinsics, we cannot reuse `bitcast` because the actual vector length
may not be equal (e.g. casting a `vbool64_t` to an `vint32m1_t`). So creating intrinsic `vreinterpret_v`
in LLVM IR side to handle this.

  rG LLVM Github Monorepo



-------------- next part --------------
A non-text attachment was scrubbed...
Name: D149642.518672.patch
Type: text/x-patch
Size: 345429 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20230502/3ca4ce1e/attachment-0001.bin>

More information about the llvm-commits mailing list