[PATCH] D148347: [AArch64] Handle vector with two different values
JinGu Kang via Phabricator via llvm-commits
llvm-commits at lists.llvm.org
Fri Apr 14 08:37:49 PDT 2023
jaykang10 created this revision.
jaykang10 added reviewers: dmgreen, efriedma, t.p.northover.
Herald added subscribers: hiraditya, kristof.beyls.
Herald added a project: All.
jaykang10 requested review of this revision.
Herald added a project: LLVM.
Herald added a subscriber: llvm-commits.
gcc generates less instructions than llvm from below intrinsic example.
#include <arm_neon.h>
uint8x16_t foo(uint8_t *a, uint8_t *b) {
return vcombine_u8(vld1_dup_u8(a), vld1_dup_u8(b));
}
gcc output
foo:
ld1r {v0.8b}, [x0]
ld1r {v1.8b}, [x1]
ins v0.d[1], v1.d[0]
ret
llvm output
foo: // @foo
ldrb w8, [x0]
fmov s0, w8
mov v0.b[1], w8
mov v0.b[2], w8
mov v0.b[3], w8
mov v0.b[4], w8
mov v0.b[5], w8
mov v0.b[6], w8
mov v0.b[7], w8
ldrb w8, [x1]
mov v0.b[8], w8
mov v0.b[9], w8
mov v0.b[10], w8
mov v0.b[11], w8
mov v0.b[12], w8
mov v0.b[13], w8
mov v0.b[14], w8
mov v0.b[15], w8
ret
If vector has two different values and it can be splitted into two sub vectors with same length, generate two DUP and CONCAT_VECTORS with them.
For example,
t22: v16i8 = BUILD_VECTOR t23, t23, t23, t23, t23, t23, t23, t23,
t24, t24, t24, t24, t24, t24, t24, t24
==>
t26: v8i8 = AArch64ISD::DUP t23
t28: v8i8 = AArch64ISD::DUP t24
t29: v16i8 = concat_vectors t26, t28
With this patch, llvm generates below output.
foo: // @foo
ld1r { v1.8b }, [x1]
ld1r { v0.8b }, [x0]
mov v0.d[1], v1.d[0]
ret
https://reviews.llvm.org/D148347
Files:
llvm/lib/Target/AArch64/AArch64ISelLowering.cpp
llvm/test/CodeGen/AArch64/arm64-tbl.ll
-------------- next part --------------
A non-text attachment was scrubbed...
Name: D148347.513609.patch
Type: text/x-patch
Size: 6785 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20230414/8f129816/attachment.bin>
More information about the llvm-commits
mailing list