[llvm] 34c645f - [GVNHoist][NFC] Regenerate test case.
via llvm-commits
llvm-commits at lists.llvm.org
Thu Apr 6 01:14:14 PDT 2023
Author: luxufan
Date: 2023-04-06T16:10:19+08:00
New Revision: 34c645fdeb2678c57237472667294567b73f3021
URL: https://github.com/llvm/llvm-project/commit/34c645fdeb2678c57237472667294567b73f3021
DIFF: https://github.com/llvm/llvm-project/commit/34c645fdeb2678c57237472667294567b73f3021.diff
LOG: [GVNHoist][NFC] Regenerate test case.
Added:
Modified:
llvm/test/Transforms/GVNHoist/hoist-md.ll
Removed:
################################################################################
diff --git a/llvm/test/Transforms/GVNHoist/hoist-md.ll b/llvm/test/Transforms/GVNHoist/hoist-md.ll
index a385ab57489c1..26fe475535add 100644
--- a/llvm/test/Transforms/GVNHoist/hoist-md.ll
+++ b/llvm/test/Transforms/GVNHoist/hoist-md.ll
@@ -1,8 +1,21 @@
+; NOTE: Assertions have been autogenerated by utils/update_test_checks.py UTC_ARGS: --check-globals --version 2
; RUN: opt -S -passes=gvn-hoist < %s | FileCheck %s
target datalayout = "e-m:e-i64:64-f80:128-n8:16:32:64-S128"
target triple = "x86_64-unknown-linux-gnu"
define void @test1(i1 %b, ptr %x) {
+; CHECK-LABEL: define void @test1
+; CHECK-SAME: (i1 [[B:%.*]], ptr [[X:%.*]]) {
+; CHECK-NEXT: entry:
+; CHECK-NEXT: store i32 2, ptr [[X]], align 4, !tbaa [[TBAA0:![0-9]+]]
+; CHECK-NEXT: br i1 [[B]], label [[IF_THEN:%.*]], label [[IF_ELSE:%.*]]
+; CHECK: if.then:
+; CHECK-NEXT: br label [[IF_END:%.*]]
+; CHECK: if.else:
+; CHECK-NEXT: br label [[IF_END]]
+; CHECK: if.end:
+; CHECK-NEXT: ret void
+;
entry:
br i1 %b, label %if.then, label %if.else
@@ -17,11 +30,23 @@ if.else: ; preds = %entry
if.end: ; preds = %if.else, %if.then
ret void
}
-; CHECK-LABEL: define void @test1(
-; CHECK: store i32 2, ptr %x, align 4
-; CHECK-NEXT: br i1 %b
define void @test2(i1 %b, ptr %x) {
+; CHECK-LABEL: define void @test2
+; CHECK-SAME: (i1 [[B:%.*]], ptr [[X:%.*]]) {
+; CHECK-NEXT: entry:
+; CHECK-NEXT: [[TMP0:%.*]] = getelementptr inbounds i32, ptr [[X]], i64 1
+; CHECK-NEXT: store i32 2, ptr [[TMP0]], align 4, !tbaa [[TBAA0]]
+; CHECK-NEXT: br i1 [[B]], label [[IF_THEN:%.*]], label [[IF_ELSE:%.*]]
+; CHECK: if.then:
+; CHECK-NEXT: [[GEP1:%.*]] = getelementptr inbounds i32, ptr [[X]], i64 1
+; CHECK-NEXT: br label [[IF_END:%.*]]
+; CHECK: if.else:
+; CHECK-NEXT: [[GEP2:%.*]] = getelementptr inbounds i32, ptr [[X]], i64 1
+; CHECK-NEXT: br label [[IF_END]]
+; CHECK: if.end:
+; CHECK-NEXT: ret void
+;
entry:
br i1 %b, label %if.then, label %if.else
@@ -38,12 +63,23 @@ if.else: ; preds = %entry
if.end: ; preds = %if.else, %if.then
ret void
}
-; CHECK-LABEL: define void @test2(
-; CHECK: %[[gep:.*]] = getelementptr inbounds i32, ptr %x, i64 1
-; CHECK: store i32 2, ptr %[[gep]], align 4
-; CHECK-NEXT: br i1 %b
define void @test3(i1 %b, ptr %x) {
+; CHECK-LABEL: define void @test3
+; CHECK-SAME: (i1 [[B:%.*]], ptr [[X:%.*]]) {
+; CHECK-NEXT: entry:
+; CHECK-NEXT: [[TMP0:%.*]] = getelementptr i32, ptr [[X]], i64 1
+; CHECK-NEXT: store i32 2, ptr [[TMP0]], align 4, !tbaa [[TBAA0]]
+; CHECK-NEXT: br i1 [[B]], label [[IF_THEN:%.*]], label [[IF_ELSE:%.*]]
+; CHECK: if.then:
+; CHECK-NEXT: [[GEP1:%.*]] = getelementptr inbounds i32, ptr [[X]], i64 1
+; CHECK-NEXT: br label [[IF_END:%.*]]
+; CHECK: if.else:
+; CHECK-NEXT: [[GEP2:%.*]] = getelementptr i32, ptr [[X]], i64 1
+; CHECK-NEXT: br label [[IF_END]]
+; CHECK: if.end:
+; CHECK-NEXT: ret void
+;
entry:
br i1 %b, label %if.then, label %if.else
@@ -60,19 +96,21 @@ if.else: ; preds = %entry
if.end: ; preds = %if.else, %if.then
ret void
}
-; CHECK-LABEL: define void @test3(
-; CHECK: %[[gep:.*]] = getelementptr i32, ptr %x, i64 1
-; CHECK: store i32 2, ptr %[[gep]], align 4
-; CHECK-NEXT: br i1 %b
-
-!1 = !{!2, !2, i64 0}
-!2 = !{!"int", !3, i64 0}
-!3 = !{!"omnipotent char", !4, i64 0}
-!4 = !{!"Simple C++ TBAA"}
-!5 = !{!6, !6, i64 0}
-!6 = !{!"_ZTS1e", !3, i64 0}
define i32 @test4(i1 %b, ptr %y) {
+; CHECK-LABEL: define i32 @test4
+; CHECK-SAME: (i1 [[B:%.*]], ptr [[Y:%.*]]) {
+; CHECK-NEXT: entry:
+; CHECK-NEXT: [[TMP0:%.*]] = load i32, ptr [[Y]], align 4, !range [[RNG3:![0-9]+]]
+; CHECK-NEXT: br i1 [[B]], label [[IF_THEN:%.*]], label [[IF_END:%.*]]
+; CHECK: if.then:
+; CHECK-NEXT: br label [[RETURN:%.*]]
+; CHECK: if.end:
+; CHECK-NEXT: br label [[RETURN]]
+; CHECK: return:
+; CHECK-NEXT: [[RETVAL_0:%.*]] = phi i32 [ [[TMP0]], [[IF_THEN]] ], [ [[TMP0]], [[IF_END]] ]
+; CHECK-NEXT: ret i32 [[RETVAL_0]]
+;
entry:
br i1 %b, label %if.then, label %if.end
@@ -88,12 +126,21 @@ return: ; preds = %if.end, %if.then
%retval.0 = phi i32 [ %0, %if.then ], [ %1, %if.end ]
ret i32 %retval.0
}
-; CHECK-LABEL: define i32 @test4(
-; CHECK: %[[load:.*]] = load i32, ptr %y, align 4, !range ![[range_md:.*]]
-; CHECK: %[[phi:.*]] = phi i32 [ %[[load]], %{{.*}} ], [ %[[load]], %{{.*}} ]
-; CHECK: ret i32 %[[phi]]
define ptr @test5(i1 %b, ptr %y) {
+; CHECK-LABEL: define ptr @test5
+; CHECK-SAME: (i1 [[B:%.*]], ptr [[Y:%.*]]) {
+; CHECK-NEXT: entry:
+; CHECK-NEXT: [[TMP0:%.*]] = load ptr, ptr [[Y]], align 4
+; CHECK-NEXT: br i1 [[B]], label [[IF_THEN:%.*]], label [[IF_END:%.*]]
+; CHECK: if.then:
+; CHECK-NEXT: br label [[RETURN:%.*]]
+; CHECK: if.end:
+; CHECK-NEXT: br label [[RETURN]]
+; CHECK: return:
+; CHECK-NEXT: [[RETVAL_0:%.*]] = phi ptr [ [[TMP0]], [[IF_THEN]] ], [ [[TMP0]], [[IF_END]] ]
+; CHECK-NEXT: ret ptr [[RETVAL_0]]
+;
entry:
br i1 %b, label %if.then, label %if.end
@@ -109,13 +156,19 @@ return: ; preds = %if.end, %if.then
%retval.0 = phi ptr [ %0, %if.then ], [ %1, %if.end ]
ret ptr %retval.0
}
-; CHECK-LABEL: define ptr @test5(
-; CHECK: %[[load:.*]] = load ptr, ptr %y, align 4
-; CHECK-NOT: !nonnull
-; CHECK: %[[phi:.*]] = phi ptr [ %[[load]], %{{.*}} ], [ %[[load]], %{{.*}} ]
-; CHECK: ret ptr %[[phi]]
+!1 = !{!2, !2, i64 0}
+!2 = !{!"int", !3, i64 0}
+!3 = !{!"omnipotent char", !4, i64 0}
+!4 = !{!"Simple C++ TBAA"}
+!5 = !{!6, !6, i64 0}
+!6 = !{!"_ZTS1e", !3, i64 0}
!7 = !{i32 0, i32 2}
!8 = !{i32 3, i32 4}
!9 = !{}
-; CHECK: ![[range_md]] = !{i32 0, i32 2, i32 3, i32 4}
+;.
+; CHECK: [[TBAA0]] = !{!1, !1, i64 0}
+; CHECK: [[META1:![0-9]+]] = !{!"omnipotent char", !2, i64 0}
+; CHECK: [[META2:![0-9]+]] = !{!"Simple C++ TBAA"}
+; CHECK: [[RNG3]] = !{i32 0, i32 2, i32 3, i32 4}
+;.
More information about the llvm-commits
mailing list