[PATCH] D147195: [RISCV] Support llvm.lround intrinsics with i32 return type on RV64.

Craig Topper via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Wed Apr 5 19:30:22 PDT 2023

Previous message: [llvm] 2c57868 - [RISCV] Add vector load/store intrinsics to getTgtMemIntrinsic.
Next message: [PATCH] D147355: [LV] Optimize trip count SCEV.
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

craig.topper added a comment.

Ping


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D147195/new/

https://reviews.llvm.org/D147195

Previous message: [llvm] 2c57868 - [RISCV] Add vector load/store intrinsics to getTgtMemIntrinsic.
Next message: [PATCH] D147355: [LV] Optimize trip count SCEV.
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list