[PATCH] D144175: [RISCV] Combine (store/load interleave, deinterleave) into vsseg2/vlseg2

[Luke Lau via Phabricator via llvm-commits]

luke updated this revision to Diff 510452.
luke added a comment.
Herald added a subscriber: jobnoorman.

Don't look up pseudos, use helper function to check if EMUL and EEW are valid


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D144175/new/

https://reviews.llvm.org/D144175

Files:
  llvm/lib/Target/RISCV/RISCVISelLowering.cpp
  llvm/lib/Target/RISCV/RISCVISelLowering.h
  llvm/test/CodeGen/RISCV/rvv/vector-deinterleave-combine-load.ll
  llvm/test/CodeGen/RISCV/rvv/vector-deinterleave-fixed-combine-load.ll
  llvm/test/CodeGen/RISCV/rvv/vector-interleave-combine-store.ll
  llvm/test/CodeGen/RISCV/rvv/vector-interleave-fixed-combine-store.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D144175.510452.patch
Type: text/x-patch
Size: 38620 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20230403/6f6a200f/attachment.bin>