[PATCH] D147235: [AArch64] Remove redundant `mov 0` instruction for high 64-bits
JinGu Kang via Phabricator via llvm-commits
llvm-commits at lists.llvm.org
Fri Mar 31 03:08:04 PDT 2023
jaykang10 updated this revision to Diff 509953.
CHANGES SINCE LAST ACTION
https://reviews.llvm.org/D147235/new/
https://reviews.llvm.org/D147235
Files:
llvm/lib/Target/AArch64/AArch64MIPeepholeOpt.cpp
llvm/test/CodeGen/AArch64/aarch64-neon-vector-insert-uaddlv.ll
llvm/test/CodeGen/AArch64/implicitly-set-zero-high-64-bits.ll
llvm/test/CodeGen/AArch64/peephole-insvigpr.mir
-------------- next part --------------
A non-text attachment was scrubbed...
Name: D147235.509953.patch
Type: text/x-patch
Size: 10190 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20230331/6dc4fbeb/attachment.bin>
More information about the llvm-commits
mailing list