[PATCH] D147236: [AArch64][Combine]: combine <2xi64> Mul-Add.

Matt D. via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Thu Mar 30 12:14:54 PDT 2023


Matt added inline comments.


================
Comment at: llvm/lib/Target/AArch64/AArch64ISelLowering.cpp:17818
+// we can make use of SVE's MLA that will be generated for that pattern.
+// Given that the mul is already sclable, as NEON doesn't support i64 mul.
+static SDValue performAddMulCombine(SDNode *N, SelectionDAG &DAG) {
----------------
Nit: Typo: s/sclable/scalable/


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D147236/new/

https://reviews.llvm.org/D147236



More information about the llvm-commits mailing list