[PATCH] D147113: [DAG][RISCV] Allow scalable vector ISD::STRICT_FP_ROUND and support vector ISD::STRICT_FP_ROUND for RISC-V.

[Yeting Kuo via Phabricator via llvm-commits]

fakepaper56 updated this revision to Diff 509234.
fakepaper56 added a comment.

Refine comments and vfncvt.rod.f.f.w for intermediate rounding.


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D147113/new/

https://reviews.llvm.org/D147113

Files:
  llvm/lib/CodeGen/SelectionDAG/SelectionDAG.cpp
  llvm/lib/Target/RISCV/RISCVISelLowering.cpp
  llvm/lib/Target/RISCV/RISCVISelLowering.h
  llvm/lib/Target/RISCV/RISCVInstrInfoVVLPatterns.td
  llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vfptrunc-constrained-sdnode.ll
  llvm/test/CodeGen/RISCV/rvv/vfptrunc-constrained-sdnode.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D147113.509234.patch
Type: text/x-patch
Size: 23464 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20230329/7273385c/attachment.bin>