[PATCH] D145551: [SVE] Add patterns for shift intrinsics with FalseLanesZero mode

[lizhijin via Phabricator via llvm-commits]

lizhijin updated this revision to Diff 504398.

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D145551/new/

https://reviews.llvm.org/D145551

Files:
  llvm/lib/Target/AArch64/AArch64SVEInstrInfo.td
  llvm/lib/Target/AArch64/SVEInstrFormats.td
  llvm/test/CodeGen/AArch64/sve-intrinsics-int-arith-imm-zero.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D145551.504398.patch
Type: text/x-patch
Size: 13464 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20230312/445b90c0/attachment-0001.bin>