[PATCH] D145272: [RISCV] Teach performCombineVMergeAndVOps to combine unmasked TU vpmerge with a masked MU TA op.

Yeting Kuo via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Sun Mar 5 05:03:15 PST 2023

Previous message: [PATCH] D145272: [RISCV] Teach performCombineVMergeAndVOps to combine unmasked TU vpmerge with a masked MU TA op.
Next message: [llvm] b89236a - [AMDGPU] Vectorize misaligned global loads & stores
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

fakepaper56 accepted this revision.
fakepaper56 added a comment.
This revision is now accepted and ready to land.

LGTM.


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D145272/new/

https://reviews.llvm.org/D145272

Previous message: [PATCH] D145272: [RISCV] Teach performCombineVMergeAndVOps to combine unmasked TU vpmerge with a masked MU TA op.
Next message: [llvm] b89236a - [AMDGPU] Vectorize misaligned global loads & stores
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list