[PATCH] D144900: [X86] Add DwarfRegNums for segment registers

Alex Brachet via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Mon Feb 27 11:20:29 PST 2023


abrachet created this revision.
abrachet added a reviewer: pengfei.
Herald added a subscriber: hiraditya.
Herald added a project: All.
abrachet requested review of this revision.
Herald added a project: LLVM.
Herald added a subscriber: llvm-commits.

https://reviews.llvm.org/D144900

Files:
  llvm/lib/Target/X86/X86RegisterInfo.td


Index: llvm/lib/Target/X86/X86RegisterInfo.td
===================================================================
--- llvm/lib/Target/X86/X86RegisterInfo.td
+++ llvm/lib/Target/X86/X86RegisterInfo.td
@@ -320,12 +320,12 @@
 
 
 // Segment registers
-def CS : X86Reg<"cs", 1>;
-def DS : X86Reg<"ds", 3>;
-def SS : X86Reg<"ss", 2>;
-def ES : X86Reg<"es", 0>;
-def FS : X86Reg<"fs", 4>;
-def GS : X86Reg<"gs", 5>;
+def CS : X86Reg<"cs", 1>, DwarfRegNum<[51, 41, -2]>;
+def DS : X86Reg<"ds", 3>, DwarfRegNum<[53, 43, -2]>;
+def SS : X86Reg<"ss", 2>, DwarfRegNum<[52, 42, -2]>;
+def ES : X86Reg<"es", 0>, DwarfRegNum<[50, 40, -2]>;
+def FS : X86Reg<"fs", 4>, DwarfRegNum<[54, 44, -2]>;
+def GS : X86Reg<"gs", 5>, DwarfRegNum<[55, 45, -2]>;
 
 def FS_BASE : X86Reg<"fs.base", 0>, DwarfRegNum<[58, -2, -2]>;
 def GS_BASE : X86Reg<"gs.base", 0>, DwarfRegNum<[59, -2, -2]>;


-------------- next part --------------
A non-text attachment was scrubbed...
Name: D144900.500855.patch
Type: text/x-patch
Size: 864 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20230227/9862ae15/attachment.bin>


More information about the llvm-commits mailing list