[PATCH] D144890: [AMDGPU][NFC] Eliminate the u32imm operand definition.
Ivan Kosarev via Phabricator via llvm-commits
llvm-commits at lists.llvm.org
Mon Feb 27 09:48:02 PST 2023
kosarev created this revision.
kosarev added reviewers: piotr, arsenm, foad, rampitec.
Herald added subscribers: StephenFan, kerbowa, hiraditya, tpr, dstuttard, yaxunl, jvesely, kzhuravl.
Herald added a project: All.
kosarev requested review of this revision.
Herald added subscribers: llvm-commits, wdng.
Herald added a project: LLVM.
It is only used to infer the types of offset parameters in isel patterns,
which we can specify directly.
Repository:
rG LLVM Github Monorepo
https://reviews.llvm.org/D144890
Files:
llvm/lib/Target/AMDGPU/AMDGPUInstructions.td
llvm/lib/Target/AMDGPU/BUFInstructions.td
Index: llvm/lib/Target/AMDGPU/BUFInstructions.td
===================================================================
--- llvm/lib/Target/AMDGPU/BUFInstructions.td
+++ llvm/lib/Target/AMDGPU/BUFInstructions.td
@@ -1741,12 +1741,12 @@
ValueType vt, PatFrag ld> {
def : GCNPat <
(vt (ld (MUBUFScratchOffen v4i32:$srsrc, i32:$vaddr,
- i32:$soffset, u32imm:$offset))),
+ i32:$soffset, i32:$offset))),
(InstrOffen $vaddr, $srsrc, $soffset, $offset, 0, 0)
>;
def : GCNPat <
- (vt (ld (MUBUFScratchOffset v4i32:$srsrc, i32:$soffset, u32imm:$offset))),
+ (vt (ld (MUBUFScratchOffset v4i32:$srsrc, i32:$soffset, i32:$offset))),
(InstrOffset $srsrc, $soffset, $offset, 0, 0)
>;
}
@@ -1756,12 +1756,12 @@
MUBUF_Pseudo InstrOffset,
ValueType vt, PatFrag ld_frag> {
def : GCNPat <
- (ld_frag (MUBUFScratchOffen v4i32:$srsrc, i32:$vaddr, i32:$soffset, u32imm:$offset), vt:$in),
+ (ld_frag (MUBUFScratchOffen v4i32:$srsrc, i32:$vaddr, i32:$soffset, i32:$offset), vt:$in),
(InstrOffen $vaddr, $srsrc, $soffset, $offset, $in)
>;
def : GCNPat <
- (ld_frag (MUBUFScratchOffset v4i32:$srsrc, i32:$soffset, u32imm:$offset), vt:$in),
+ (ld_frag (MUBUFScratchOffset v4i32:$srsrc, i32:$soffset, i32:$offset), vt:$in),
(InstrOffset $srsrc, $soffset, $offset, $in)
>;
}
@@ -1844,13 +1844,13 @@
RegisterClass rc = VGPR_32> {
def : GCNPat <
(st vt:$value, (MUBUFScratchOffen v4i32:$srsrc, i32:$vaddr,
- i32:$soffset, u32imm:$offset)),
+ i32:$soffset, i32:$offset)),
(InstrOffen rc:$value, $vaddr, $srsrc, $soffset, $offset, 0, 0)
>;
def : GCNPat <
(st vt:$value, (MUBUFScratchOffset v4i32:$srsrc, i32:$soffset,
- u32imm:$offset)),
+ i32:$offset)),
(InstrOffset rc:$value, $srsrc, $soffset, $offset, 0, 0)
>;
}
Index: llvm/lib/Target/AMDGPU/AMDGPUInstructions.td
===================================================================
--- llvm/lib/Target/AMDGPU/AMDGPUInstructions.td
+++ llvm/lib/Target/AMDGPU/AMDGPUInstructions.td
@@ -135,10 +135,6 @@
let OperandType = "OPERAND_IMMEDIATE" in {
-def u32imm : Operand<i32> {
- let PrintMethod = "printU32ImmOperand";
-}
-
def u16imm : Operand<i16> {
let PrintMethod = "printU16ImmOperand";
let ParserMatchClass = u16ImmTarget;
-------------- next part --------------
A non-text attachment was scrubbed...
Name: D144890.500831.patch
Type: text/x-patch
Size: 2608 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20230227/01a74b3f/attachment.bin>
More information about the llvm-commits
mailing list