[PATCH] D144249: [RISCV] Add vendor-defined XTheadMemIdx (Indexed Memory Operations) extension

Philipp Tomsich via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Thu Feb 23 15:18:25 PST 2023


This revision was landed with ongoing or failed builds.
This revision was automatically updated to reflect the committed changes.
Closed by commit rGf6262201d8fd: [RISCV] Add vendor-defined XTheadMemIdx (Indexed Memory Operations) extension (authored by mtsamis, committed by philipp.tomsich).

Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D144249/new/

https://reviews.llvm.org/D144249

Files:
  llvm/docs/RISCVUsage.rst
  llvm/docs/ReleaseNotes.rst
  llvm/lib/Support/RISCVISAInfo.cpp
  llvm/lib/Target/RISCV/Disassembler/RISCVDisassembler.cpp
  llvm/lib/Target/RISCV/RISCVFeatures.td
  llvm/lib/Target/RISCV/RISCVISelDAGToDAG.cpp
  llvm/lib/Target/RISCV/RISCVISelDAGToDAG.h
  llvm/lib/Target/RISCV/RISCVISelLowering.cpp
  llvm/lib/Target/RISCV/RISCVISelLowering.h
  llvm/lib/Target/RISCV/RISCVInstrInfoXTHead.td
  llvm/test/CodeGen/RISCV/attributes.ll
  llvm/test/CodeGen/RISCV/xtheadmemidx.ll
  llvm/test/MC/RISCV/rv32xtheadmemidx-invalid.s
  llvm/test/MC/RISCV/rv32xtheadmemidx-valid.s
  llvm/test/MC/RISCV/rv64xtheadmemidx-invalid.s
  llvm/test/MC/RISCV/rv64xtheadmemidx-valid.s

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D144249.499999.patch
Type: text/x-patch
Size: 79168 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20230223/55503213/attachment.bin>


More information about the llvm-commits mailing list