[PATCH] D144501: [RISCV] Add vendor-defined XTheadSync (Multi-core synchronization) extension

[Philipp Tomsich via Phabricator via llvm-commits]

This revision was automatically updated to reflect the committed changes.
Closed by commit rG16a6cf6a99c2: [RISCV] Add vendor-defined XTheadSync (Multi-core synchronization) extension (authored by mtsamis, committed by philipp.tomsich).

Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D144501/new/

https://reviews.llvm.org/D144501

Files:
  llvm/docs/RISCVUsage.rst
  llvm/docs/ReleaseNotes.rst
  llvm/lib/Support/RISCVISAInfo.cpp
  llvm/lib/Target/RISCV/Disassembler/RISCVDisassembler.cpp
  llvm/lib/Target/RISCV/RISCVFeatures.td
  llvm/lib/Target/RISCV/RISCVInstrInfoXTHead.td
  llvm/test/CodeGen/RISCV/attributes.ll
  llvm/test/MC/RISCV/xtheadsync-invalid.s
  llvm/test/MC/RISCV/xtheadsync-valid.s

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D144501.499430.patch
Type: text/x-patch
Size: 10075 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20230222/7836b5d2/attachment.bin>