[PATCH] D144496: The vendor-defined XTHeadCmo (there are some similarities with theZicbom standard extension) extension adds cache management instructions.

[Manolis Tsamis via Phabricator via llvm-commits]

mtsamis created this revision.
mtsamis added reviewers: craig.topper, jrtc27, JojoR, asb.
Herald added subscribers: luke, frasercrmck, jdoerfert, luismarques, apazos, sameer.abuasal, s.egerton, Jim, jocewei, PkmX, the_o, brucehoult, MartinMosbeck, rogfer01, edward-jones, zzheng, niosHD, sabuasal, simoncook, johnrusso, rbar, hiraditya, arichardson.
Herald added a project: All.
mtsamis requested review of this revision.
Herald added subscribers: llvm-commits, pcwang-thead, MaskRay.
Herald added a project: LLVM.

It is supported by the C9xx cores (e.g., found in the wild in the
Allwinner D1 <https://reviews.llvm.org/D1>) by Alibaba T-Head.

The current (as of this commit) public documentation for this
extension is available at:

  https://github.com/T-head-Semi/thead-extension-spec/releases/download/2.2.2/xthead-2023-01-30-2.2.2.pdf

Support for these instructions has already landed in GNU Binutils:

  https://sourceware.org/git/?p=binutils-gdb.git;a=commit;h=a9ba8bc2d396fb8ae2b892f3bc6be8cdfe4b555c


Repository:
  rG LLVM Github Monorepo

https://reviews.llvm.org/D144496

Files:
  llvm/docs/RISCVUsage.rst
  llvm/docs/ReleaseNotes.rst
  llvm/lib/Support/RISCVISAInfo.cpp
  llvm/lib/Target/RISCV/Disassembler/RISCVDisassembler.cpp
  llvm/lib/Target/RISCV/RISCVFeatures.td
  llvm/lib/Target/RISCV/RISCVInstrInfoXTHead.td
  llvm/test/CodeGen/RISCV/attributes.ll
  llvm/test/MC/RISCV/xtheadcmo-invalid.s
  llvm/test/MC/RISCV/xtheadcmo-valid.s

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D144496.499189.patch
Type: text/x-patch
Size: 14477 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20230221/e77f4f47/attachment.bin>