[PATCH] D144002: [RISCV] Add vendor-defined XTheadMemPair (two-GPR Memory Operations) extension

[Manolis Tsamis via Phabricator via llvm-commits]

mtsamis updated this revision to Diff 498793.
mtsamis added a comment.

Change names of MemPair nodes and code alignment


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D144002/new/

https://reviews.llvm.org/D144002

Files:
  llvm/docs/RISCVUsage.rst
  llvm/docs/ReleaseNotes.rst
  llvm/lib/Support/RISCVISAInfo.cpp
  llvm/lib/Target/RISCV/AsmParser/RISCVAsmParser.cpp
  llvm/lib/Target/RISCV/Disassembler/RISCVDisassembler.cpp
  llvm/lib/Target/RISCV/RISCVFeatures.td
  llvm/lib/Target/RISCV/RISCVISelLowering.cpp
  llvm/lib/Target/RISCV/RISCVISelLowering.h
  llvm/lib/Target/RISCV/RISCVInstrInfoXTHead.td
  llvm/test/CodeGen/RISCV/attributes.ll
  llvm/test/CodeGen/RISCV/xtheadmempair.ll
  llvm/test/MC/RISCV/rv32xtheadmempair-invalid.s
  llvm/test/MC/RISCV/rv32xtheadmempair-valid.s
  llvm/test/MC/RISCV/rv64xtheadmempair-invalid.s
  llvm/test/MC/RISCV/rv64xtheadmempair-valid.s

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D144002.498793.patch
Type: text/x-patch
Size: 39393 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20230220/47a83507/attachment.bin>