[PATCH] D143754: [MachineInstr] Introduce generic predicated copy opcode

[Matt Arsenault via Phabricator via llvm-commits]

arsenm added a comment.

In D143754#4119171 <https://reviews.llvm.org/D143754#4119171>, @kparzysz wrote:

> Please post an RFC for this.  So far it looks to me like something that can be dealt with in AMDGPU codegen.

Whatever we end up with needs to be deeply embedded in everything related to register allocation, so it can't be handled just in AMDGPU code


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D143754/new/

https://reviews.llvm.org/D143754