[PATCH] D142732: [AArch64][SME2] Add multi-vector floating point min/max number intrinsics

[Kerry McLaughlin via Phabricator via llvm-commits]

This revision was landed with ongoing or failed builds.
This revision was automatically updated to reflect the committed changes.
Closed by commit rG385992105ef7: [AArch64][SME2] Add multi-vector floating point min/max number intrinsics (authored by kmclaughlin).

Changed prior to commit:
  https://reviews.llvm.org/D142732?vs=492770&id=495450#toc

Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D142732/new/

https://reviews.llvm.org/D142732

Files:
  llvm/include/llvm/IR/IntrinsicsAArch64.td
  llvm/lib/Target/AArch64/AArch64ISelDAGToDAG.cpp
  llvm/test/CodeGen/AArch64/sme2-intrinsics-max.ll
  llvm/test/CodeGen/AArch64/sme2-intrinsics-min.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D142732.495450.patch
Type: text/x-patch
Size: 37974 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20230207/1bfc243b/attachment.bin>