[PATCH] D142445: [mlir][tensor|memref] Harden the checks on dim op

[Mehdi AMINI via Phabricator via llvm-commits]

mehdi_amini added a comment.

I'm always a bit worried when we turn something from "UB" into "invalid IR": the issue being "action at distance". That is, are there patterns, fold, etc. that reduce the rank of a memref and build invalid IR unexpectedly?


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D142445/new/

https://reviews.llvm.org/D142445