[PATCH] D141600: [RISCV][NFC] Add test cases for rounding vfcvt

[Luke Lau via Phabricator via llvm-commits]

luke updated this revision to Diff 489028.
luke added a comment.

Expand to include halfs and conversions to other integer types


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D141600/new/

https://reviews.llvm.org/D141600

Files:
  llvm/test/CodeGen/RISCV/rvv/double-round-conv.ll
  llvm/test/CodeGen/RISCV/rvv/float-round-conv.ll
  llvm/test/CodeGen/RISCV/rvv/half-round-conv.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D141600.489028.patch
Type: text/x-patch
Size: 109921 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20230113/36a05470/attachment-0001.bin>